





<b>Form PTO-1449</b> (modified) List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)		ATTY. DOCKET NO: 5150-63400		SERIAL NO: 10/055,691			
		APPLICANT: Hugo A. Andrade					
		FILING DATE: October 29, 2001		GROUP: 2191 2122			
<b>FOREIGN PATENT DOCUMENTS</b>							
EXAM. INITIALS	REF. DES	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION. YES/NO
MS	C1	WO 94 10627 A	5/11/94	PCT	—	—	
MA	C2	WO 94 15311 A	7/7/94	PCT	—	—	
MS	C3	DE 692 32 869 T2	Sept. 4, 2003	Germany	—	—	YES
MA	C4	DE 42 05 524 A1	Aug. 27, 1992	Germany	—	—	YES
<b>OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)</b>							
MA	C5	XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.					
MA	C6	XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.					
MA	C7	Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.					
MA	C8	Lauwereins, R; Engels, M; Ade, M; Peperstraete, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.					
MA	C9	Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.					
MA	C10	De Coster, GRAPE-II: An introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ <a href="http://www.esat.kuleuven.ac.be/acca">http://www.esat.kuleuven.ac.be/acca</a>					
MA	C11	Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.					
MA	C12	Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.					
MA	C13	Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.					
MA	C14	Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.					
MA	C15	Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr. and Measurement Tech. Conf., Vol. 1, pp. 676-681, May 1997.					

<b>Form PTO-1449</b> (modified) List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary) 		ATTY. DOCKET NO: 5150-63400		SERIAL NO: 10/055,691	
		APPLICANT: Hugo A. Andrade			
		FILING DATE: October 29, 2001		GROUP: <sup>2191</sup> 2122	
mX	C16	Srinivasan et al., "LabVIEW program Design for On-Line Data Acquisition and Predictive Maintenance", Proc. Of the 30th Southeastern Symp. On System Theory, pp. 520-524, March 1998.			
mX	C17	Wahidanabanu et al., "Virtual Instrumentation with Graphical Programming for Enhanced Detection and Monitoring of Partial Discharges", Proc. Electrical Insulation Conf. 1997, pp. 291-296, September 1997.			
mX	C18	Choosing Block-Diagram Tools for DSP Design, <a href="http://www.bdti.com/articles/info_dspmt95blockdiagram.htm">http://www.bdti.com/articles/info_dspmt95blockdiagram.htm</a> , May 9, 2003, pgs. 1-7.			
mX	C19	Real-Time Workshop for Use with Simulink, User's Guide, May 1994, 229 pages.			
mX	C20	Guide to Rapid Prototyping with Simulink, Real-Time Workshop and dSPACE, 1995, 16 pages.			
mX	C21	Real-Time Interface to Simulink, RTI 30, User's Guide, 1995, 125 pages.			
mX	C22	Kevin J Gorman and Kourosh J. Rahnamai, "Real-Time Data Acquisition and Controls Using MatLAB", 1995, 4 pages.			
mX	C23	SPW - MatLAB Co-Simulation Interface Product Data Sheet, 1996, 2 pages.			
mS	C24	Signal Processing WorkSystem, MatLAB Interface User's Guide, Oct. 1995, 72 pages.			
mX	C25	Alta Group of Cadence Design Systems, Inc., 1995, 34 pages.			
mS	C26	Code Generation System Product Data Sheet, 1994, 8 pages.			
mS	C27	SPW/CGS Porting Kits Product Data Sheet, 11/94, 2 pages.			
mS	C28	MultiProx for SPW Product Data Sheet, 08/94, 4 pages.			
mX	C29	DSP ProCoder for SPW Product Data Sheet, 11/94, 4 pages.			
mX	C30	Xanalog Corporation Sales Manual, January 1987, 8 pages.			
mS	C31	Available XA-1000 Literature and Its Use, 1986, 2 pages.			
mS	C32	Xanalog, XA-1000 Programming ICONS, 1986			
mS	C33	Xanalog's CAE System: The Fastest AT Alive, Mass High Tech, Vol. 4, No. 22, 08/1988, 1 page.			
mX	C34	Xanalog The Computer Aided Engineering Workstation Comes to Simulation, Simulation Vol. 47, No. 1, July 1986, 3 pages.			
mS	C35	Xanalog RT Real Time Analog and Digital I/O, 10/90, 4 pages.			
mX	C36	Xanalog/SC+, 9/90, 4 pages.			
mX	C37	Xanalog Specializing in Workstations for Continuous Dynamic Simulation, 1987, 24 pages.			
mX	C38	Xanalog Real-Time User Guide, 1994, 28 pages.			

<b>Form PTO-1449</b> (modified) List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)		ATTY. DOCKET NO: 5150-63400		SERIAL NO: 10/055,691	
		APPLICANT: Hugo A. Andrade			
		FILING DATE: October 29, 2001		GROUP: <del>2122</del> <sup>2191</sup>	
	C39	Lee et al., "Gabriel: A Design Environment for Programmable DSPs", 11/7/1988, 13 pages.			
Mx	C40	Lee et al., "A Design Tool for Hardware and Software for Multiprocessor DSP Systems", May 1989, 4 pages.			
Mx	C41	Gabriel 0.7 Overview, 1990, 5 pages.			
Mx	C42	Joseph T. Buck and Edward A. Lee, "Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model", <a href="http://www.synopsys.com/">http://www.synopsys.com/</a> , 1995, 4 pages.			
	C43	Edward A. Lee, "Design Methodology for DSP", 1992, 4 pages.			
Mx	C44	Pino et al., "Interface Synthesis in Heterogeneous System-Level DSP Design Tools, 05/1996, 4 pages.			
Mx	C45	Jose Luis Pino, Master's Report, "Software Synthesis for Single-Processor DSP Systems Using Ptolemy", May 1993, 48 pages.			
Mx	C46	Asawaree Kalavade and Edward A. Lee, "A Hardware-Software Codesign Methodology for DSP Applications", 1993, 12 pages.			
Mx	C47	Pino et al., "Automatic Code Generation for Heterogeneous Multiprocessors", 1994, 4 pages.			
Mx	C48	Tool Chest continues to Grow, Electronic Engineering Times, 12/15/1995, 2 pages.			
Mx	C49	Pino et al., "Mapping Multiple Independent Synchronous dataflow Graphs onto Heterogeneous Multiprocessors, 10/1994, 6 pages.			
Mx	C50	Asawaree Kalavade and Edward A. Lee, "Hardware/Software Co-Design Using Ptolemy – A Case Study, 09/1992, 18 pages.			
Mx	C51	Pino et al., "Software Synthesis for DSP Using Ptolemy", 1995, 15 pages.			
Mx	C52	Vol. 1 – Ptolemy 0.7 User's Manual, 1997, 532 pages.			
Mx	C53	i-Logix Product Overview, 1996, 52 pages.			
Mx	C54	Press Release, i-Logix Statemate MAGNUM Supports PCs", 01/31/1997, 2 pages.			
Mx	C55	Press Release, "i-Logix Signs Reseller Agreement for Virtual Prototypes, Inc.'s VAPS Product Line, 02/11/1997, 2 pages.			
Mx	C56	Press Release, "i-Logix Introduces Rhapsody, Object-Oriented analysis, Design and Implementation Tool", 02/10/1997, 2 pages.			
Mx	C57	Statemate/C Product Overview, 1995, 4 pages.			
Mx	C58	Press Release, "i-Logix and Integrated Systems Link Statemate MAGNUM and MATRIX AutoCode" 01/03/1997, 2 pages			
Mx	C59	Press Release, "i-Logix and Wind River unveil Industry's First Rapid Prototyping Solution for Testing Embedded Systems at ESC West in San Jose, 09/17/1996, 3 pages.			
Mx	C60	Press Release, "i-Logix Inc. Endorses Unified Modeling Language, 01/16/1997, 1 page.			

<b>Form PTO-1449</b> (modified) List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)		ATTY. DOCKET NO: 5150-63400	SERIAL NO: 10/055,691
		APPLICANT: Hugo A. Andrade	
		FILING DATE: October 29, 2001	GROUP: <del>2122</del> <sup>2131</sup>
C61	Levy, M., "DSP Design Tools Target FPGAs," <a href="http://www.reed-electronics.com/ednmag/archives/1996/062096/13df2.htm">www.reed-electronics.com/ednmag/archives/1996/062096/13df2.htm</a> , June 20, 1996.		
MX C62	Heimdahl, M.P.E., Keenan, D.J., "Generating Code from Hierarchical State-Based Requirements," Proceedings of IEEE International Symposium on Requirements Engineering (RE'97), January 1997.		
MX C63	Integrated Systems, Inc., "MATRIXx Product Family Technical Specifications," Product Manual, Copyright 1995.		
MX C64	Pauer, E.K., "Multiprocessor System Development for High Performance Signal Processing Applications," Proceedings of the 1997 IEEE Int. Workshop on Rapid System Prototyping (RSP), Copyright 1997.		
MX C65	Drusinsky, D., "Extended State Diagrams and Reactive Systems," Dr. Dobb's Journal, October 1994.		
MX C66	Ade, M., Lauwereins, R., and Peperstraete, J.A., "Hardware-Software Codesign with GRAPE," Rapid System Prototyping, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95), 1995.		
MX C67	Chen, X., Ling, X., Amano, H., "Software Environment for WASMII: a Data Driven Machine with a Virtual Hardware," Proceedings of 4 <sup>th</sup> Workshop on Field-Programmable Logic and Applications (FPL '94), pages 208-219, Springer Verlag, September 1994.		
EXAMINER: <i>M. Stubbs</i>		DATE CONSIDERED: <i>10.19.05</i>	
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.			

Information Disclosure Statement--PTO 1449 (modified)



105  
Received 10-29-04

## ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18  
Stylesheet Version v18.0

Title of  
Invention

SYSTEM AND METHOD FOR DEBUGGING A SOFTWARE  
PROGRAM

Application Number: 10/055691  
Confirmation Number: 3352  
First Named Applicant: Hugo Andrade  
Attorney Docket Number: 5150-63400  
Art Unit: 2122 2191  
Examiner: Unknown Unknown  
Search string: ( 5541849 or 5737235 or 5638299 or 5309556  
or 6064409 or 6230307 or 5603043 or 5555201  
or 5684980 or 5535342 or 5652875 or 5603043  
or 5497498 or 5583749 or 5732277 or  
4901221 ).pn.



RECEIVED


OCT 29 2004

Technology Center 2100


### US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
MX	1	5541849	1996-06-30	Rostoker et al.			
MX	2	5737235	1998-04-07	Kean et al.			
MX	3	5638299	1997-06-10	Miller			
MX	4	5309556	1994-05-03	Sismilich			
MX	5	6064409	2000-05-16	Thomsen et al.			
MX	6	6230307	2001-05-08	Davis et al.			
MX	7	5603043	1997-02-11	Taylor et al.			
MX	8	5555201	1996-09-10	Dangelo et al.			
MX	9	5684980	1997-11-04	Casselman			
MX	10	5535342	1996-07-09	Taylor			
MX	11	5652875	1997-07-29	Taylor			
MX	12	5603043	1997-02-11	Taylor et al.			
MX	13	5497498	1996-03-05	Taylor			
MX	14	5583749	1996-12-10	Tredennick et al.			
MX	15	5732277	1998-03-24	Kodosky et al.			

	16	4901221	1990-02-13	Kodosky et al.
---	----	---------	------------	----------------

Signature

Examiner Name	Date
	10-19-05